Computer Organization
|
Learn all about Processors, Control & Datapath, Assembly Language Programming and Digital Logic Gates.
|
|
IEEE 754 Floating Point Numbers
|
1's and 2's Complement Numbers
|
|
Given a binary number representing the IEE754 floating point format, how do we decipher the actual number that the bitstream represents?
|
How do we represent positive and negative numbers through the 1's and 2's complement number system?
|
|
|
|
Representation of Positive and Negative numbers in C programs
This video shows how numbers are represented in variables depending on how they are declared.
Quiz Question
What will be printed as the output?
|
|
|
Data Representation and Number Systems
- Webcast Lecture |
MIPS Programming 1
- Webcast Lecture |
|
This is the webcast video for the topic on Data Representation and Number Systems.
|
This is the webcast video for the topic on MIPS Programming.
|
|
|
|
AY1819 Tutorial 1 |
AY1819 Tutorial 2 |
|
|
|
|
MIPS Programming 2 & 3
- Webcast Lecture |
MIPS Programming 3 & Instruction Set Architecture
- Webcast Lecture |
|
This webcast video covers more concepts in the MIPS Programming Language
|
This webcast video wraps up the MIPS Programming Language and introduces students to the ISA model
|
|
|
|
|
Instruction Set Architecture & Datapath
- Webcast Lecture This webcast video covers the Instruction Set Architecture and starts off the Datapath design
|
Datapath Part 2
- Webcast Lecture This webcast video completes the Datapath design and gives students a high-level view of the complete MIPS architecture
|
|
|
|
|
Control Block Design
- Webcast Lecture |
Datapath & Control Tutorial
- Webcast Lecture |
|
This webcast video covers the design of the MIPS Control Block.
|
This webcast discusses the Tutorial Question on Datapath and Control Design.
|
|
|
|
|
Cache Design
- Webcast Lecture |
AY1819 Cache Design
- Tutorial |
|
This webcast video covers the complete design of a the Direct Mapped Cache.
|
This video covers the first tutorial question on cache.
|
|
|
|
|
AY1920 Tutorial 4 Question 3 - Datapath and Control in the MIPS Processor
|
AY1920 Tutorial 4 Question 4 - Timing Analysis
|
|
This video explains the datapath and control signals for MIPS processor when executing different types of equations.
|
This video explains the way in which timing analysis is performed for different types of questions.
|
|
|
|
|
AY1920 Tutorial 5 Question 1- Examining Pipeline Registers
|
AY1920 Tutorial 5 Question 2 - Data Forwarding Hardware
|
|
This video examines the various pipeline registers used by the MIPS processor.
|
This video discusses how we can design the HW to handle Data Hazards in the Pipelined Processor.
|
|
|
|
|
AY1920 Tutorial 5 Question 3- Analyzing Pipeline Hazards
|
AY1920 Tutorial 6 - Cache Design
|
|
This video examines a sequence of MIPS instructions and their dependencies. We look at different configurations of the Pipelined Processor and see how it affects the total number of clock cycles it takes for the loop to complete execution.
|
A discussion on CS2100 Tutorial 6 which reviews the Cache Design Principles.
|
|
|
|
AY1920 Practise Assessment Discussion
This video discusses the questions from the practice assessment.
AY1920 Tutorial 7
This video discusses the questions from Tutorial 7 on Boolean Algebra and Logic Gates.
